

Vegas Schematic

SKL/KBL-U

2016/06/27

REV : A00

DY : None Installed

UMA: UMA only installed

OPS: DISCRTE OPTIMUS installed

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A4

Document Number

Vegas SKL/KBL-U

Rev


A00

Date: Monday, June 27, 2016

Sheet 1 of 105


Project code:4PD09P010001
PCB P/N: 15341-SD
Revision: A00

Vegas SKL-U/KBL-U Block Diagram





(Blanking)

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)					
Size A4		Document Number Vegas SKL/KBL-U			Rev A00
Date: Thursday, June 16, 2016		Sheet 3		of 105	


Main Func = CPU

```
#543016 Rev0.7: Ra = 500 ohm / Rb = 1k ohm
#544669 Rev0.52:
Ra = 56 ohm (TO BE CHANGED TO 100 OHMS) / Rb = 62 ohm and 150 ohm
```



(#543016) PROCHOT# Routing Guidelines

Figure 10-1. Routing Illustration for PROCHOT# Topology



M1,2,3,4,5: <3 inches
M6: 1-11 inches
MCPU: 0.3-1.5 inches
Mt <0.3 mils
Main route(M1+M2+M3+M4+M5+M6+MCPU): 1-12 inches


<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	CPU_ (JTAG/CPU SIDE BAND)
-------	----------------------------------


Size A3	Document Number Vegas SKL/KBL-U	Rev A00
Date: Monday, June 27, 2016	Sheet 4 of	105



Main Func = CPU



PCH strap pin:



[BDW Only]PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	
CFG[3]	0 : ENABLED SET DFX ENABLED BIT IN DEBUG INTERFACE MSR
	1 : DISABLED

(#543016)

DISPLAY PORT PRESENCE STRAP	
CFG[4]	0 : ENABLED An external Display Port device is connected to the Embedded Display Port. 1 : DISABLED (Default) No Physical Display Port attached to Embedded DisplayPort*. No connect for disable.

CFG TERMINATIONS

#544669 Rev0.52 (CRB)

20140807 david

SKL(#543016):

Processor strap CFG[4] should be pulled low to enable embedded DisplayPort*

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (RESERVED)

Size


Document Number

Vegas SKL/KBL-U

Rev	
-----	--

Date: Monday, June 27, 2016

Sheet 6 of 105



071.SKYLA.000U
(#543016) The Skylake U/Y processor supports only two DDI ports - Port 1 and Port 2.

(#543016) eDP_RCOMP Guideline

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	20 mils	25 mils	24.9 Ω $\pm 1\%$	Max = 100 mils

(#543016) DDI Disabling and Termination Guidelines


Port	Strap	Enable Port	Disable Port
Port 1	DDPB_CTRLDATA	PU to 3.3 V with 2.2-k $\pm 5\%$ resistor	NC
Port 2	DDPC_CTRLDATA	PU to 3.3 V with 2.2-k $\pm 5\%$ resistor	NC

Strap pin:

Port B / Port C Detected	Sampled at rising edge of PCH_PWROK
DDPB_CTRLDATA	0 = Port B is not detected. * 1 = Port B is detected.
DDPC_CTRLDATA	0 = Port C is not detected. * 1 = Port C is detected.


These two signals have weak internal pull-down.

Design Guideline:
Skylake processor signal eDP_RCOMP should be connected to the VCCIO rail via a single 24.9 $\pm 1\%$ Ω resistor.




(Blanking)

<Core Design>


			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)					
Size A4		Document Number Vegas SKL/KBL-U			Rev A00
Date: Thursday, June 16, 2016			Sheet 9 of 105		

CORE

U-line 23e 28W
IccMax current-10ms max = 34 A



VCCSA



SLICED GT

U-line 23e 28W
IccMax current-10ms max[A] = 67 A




Table 53-3. SKL U Bulk Decoupling Requirements

Bulk Decoupling Locations	Requirements	Notes
VCC Power Plane at VR output	1x 220uF (@4.5mO ESR)	Placed at primary side near to VR output
VCCGT Power Plane at VR output	1x 220uF (@4.5mO ESR)	Placed at backside side near to VR output
VCCGT Power Plane at VR output	2x 220uF (@4.5mO ESR)	Placed at primary side near to VR output
VCCGTx Power Plane at VR output	1x 220uF (@4.5mO ESR)	Placed at primary side near to VR output
VCCIO Power Plane at VR output	2x 47uF 0805	Placed at primary side near to VR output
VCCSA Power Plane at VR output	2x 47uF 0805	Placed at primary side near to VR output

Note: These requirements are based on 1MHz switching frequency VR with bandwidth of up to 250kHz.

Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 1 of 2)




Domain	Backside cap	Primary side cap	Placement guideline
VCC	9x 22uF 0603		Place on secondary side, underneath the package
	7x 10uF 0402		
	15x 1uF 0201		
		8x 47uF 0805 (6.3V) ¹	
VCCGT	10x 10uF 0402		Place on secondary side, underneath the package
	12x 1uF 0201		
		3x 47uF 0805 (6.3V) ¹	
		7x 22uF 0603	
VCCGTx	8x 10uF 0402		Place on secondary side, underneath the package
		8x 22uF 0603	
		3x 47uF 0805 (6.3V) ¹	
		5x 22uF 0603	
VCCSA	7x 10uF 0402		Place on secondary side, underneath the package
	7x 1uF 0201		
		6x 10uF 0402	
		4x 1uF 0201	
VCCIO	2x 10uF 0402		Place on secondary side, underneath the package
	4x 1uF 0201		
		4x 1uF 0402	
		4x 10uF 0402	
VDDQ	2x 10uF 0402		Place on secondary side, underneath the package
	4x 1uF 0201		
		4x 10uF 0402	
		4x 1uF 0201	
VDDQC	1x 1uF 0201		Place on secondary side, underneath the package
VCCPLL	1x 1uF 0402		Place as close to the package as possible
VCCST	1x 1uF 0402		Place as close to the package as possible

Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 2 of 2)


Domain	Backside cap	Primary side cap	Placement guideline
VCCSTG	1x 1uF 0402		Place on secondary side, underneath the package
VCCIOPIO	2x 10uF 0402		Placeholder only
VCCOPC	1x 10uF 0402		Place on secondary side, underneath the package
	6x 1uF 0201		Place on secondary side, underneath the package

<Core Design>


PCH DERIVED RAILS




UNSLICED GT






VCCIO




+VCCMPHYGTAON_1P0 (ICCMAX.=2.12A)



Layout Note:
1uF:
C1174 near N15
C1180 near K15
C1173 near AF20
C1172 near N18
C1175 near AB19
22uF :
C1182 C1184 near N15
10uF:
C1176 near N15



5
Main Func = DDR4 SODIMM



(Blanking)

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)_SODIMM _SODIMM4					
Size A4		Document Number Vegas SKL/KBL-U			Rev A00
Date: Thursday, June 16, 2016			Sheet 14 of 105		

Main Func = PCH




Table 8-1. Switchable Graphics GPIO Requirements

GPIO	Usage
DGPU_PWR_EN#	BIOS drives to turn on/off the discrete graphics power.
DGPU_PWROK	dGPU voltage regulator drives to indicate power status to the PCH. It enables clocks to dGPU.
DGPU_HOLD_RST#	Discrete Graphics Enable signal. BIOS controls and a PCH GPIO drives. It gates Platform Reset to enable Reset for the dGPU.
DGPU_PRSENT#	Used only by the CRB or if Graphic Cards requiring AC caps on the motherboard or add-in card is supported on the platform to indicate that a card is present.

[#545659 Rev0.7]


GPIO Group Summary

GPIO Group	Power Pins	Voltage
Primary Well Group A (GPP_A)	VCCPGPPA	1.8V or 3.3V
Primary Well Group B (GPP_B)	VCCPGPPB	1.8V or 3.3V
Primary Well Group C (GPP_C)	VCCPGPPC	1.8V or 3.3V
Primary Well Group D (GPP_D)	VCCPGPPD	1.8V or 3.3V
Primary Well Group E (GPP_E)	VCCPGPPE	1.8V or 3.3V
Primary Well Group F (GPP_F)	VCCPGPPF	1.8V
Primary Well Group G (GPP_G)	VCCPGPPG	1.8V or 3.3V
Deep Sleep Well Group (GPD)	VCCPDSW_3p3	3.3V

<Core Design>



Title			CPU (CS-2/EMMC)	
Size	Document Number	Rev		A00
A3	Vegas SKL/KBL-U			
Date:	Monday, June 27, 2016	Sheet	15	of 105








5
Main Func = PCH

PCH strap pin

eSPI or LPC	Sampled at rising edge of RSMRST#
SML0ALERT# / GPP_C5	This signal has a weak internal pull-down. 0 = LPC is selected for EC. 1 = eSPI is selected for EC.

This signal has a weak internal pull-down.

This signal has a weak internal pull-down.













PCH strap pin:

BOOT HALT	
SPI0_MOSI	0 = ENABLED 1 = DISABLED WEAK INTERNAL PU

This signal has a weak internal pull-up.

This signal has a weak internal pull-up




Main Func = PCH

PCH strap pin:

Flash Descriptor Security Override/ Intel ME Debug Mode	
HDA_SDOUT	Low = Default * High = Enable


The internal pull-down is disabled after PLTRST# deasserts



PCH strap pin:


NO REBOOT	
HDA_SPKR	* Low = Enable (Default) High = Disable

The internal pull-down is disabled after PLTRST# deasserts




27 HDA_CODEC_BITCLK <<< 1 R1907 2 0R0402-PAD HDA_BITCLK
27 HDA_CODEC_SYNC <<< 1 R1908 2 0R0402-PAD HDA_SYNC

27 HDA_CODEC_SDOUT <<< 1 R1912 2 0R0402-PAD HDA_SDOUT
24 ME_FWP_EC <<< R1909 1 1KR2J-1-GP



<Core Design>

**Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (AUDIO/SDIO/SDXC)

Size
A4





Document Number
Vegas SKL/KBL-U

Rev
A00




Date: Monday, June 27, 2016

Sheet 19 of 105


Main Func = PCH




Layout Note:
1uF:
C2105 near V19
C2106 near AK17
C2107 near AG15
C2109 near Y16
C2110 near T16
C2111 near AJ19




Layout Note:
1uF:
C2101 near AB19
C2104 near K17
C2116 near A10
C2121 near AL1



Layout Note:
22uF:
C2113 near K15




Layout Note:
22uF:
C2113 near K15




Layout Note:
22uF:
C2113 near K15

Layout Note:
1uF:
C2116 near A10
22uF:
C2115 near K19
C2119 near N20
C2122 near L19


Main Func = PCH



<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
CPU (RSVD)					
Size	Document Number				Rev
A4	Vegas SKL/KBL-U				A00
Date: Thursday, June 16, 2016			Sheet 22 of 105		


Main Func = PCH



[#543016 Rev0.9]

SkyLake U Processor Corner NCTF Motherboard Test Point Example

Pin Number	Pin Name	Description	Corner
BB70	NCTFVSS	Test Point (TP)	Corner BB71
BB67	NCTFVSS	Test Point (TP)	
BA71	NCTFVSS	Test Point (TP)	
AV71	NCTFVSS	Test Point (TP)	
BA1	NCTFVSS	Test Point (TP)	Corner BB1
BA2	NCTFVSS	Test Point (TP)	
AV1	NCTFVSS	Test Point (TP)	
C1	NCTFVSS	Test Point (TP)	
A5	NCTFVSS	Test Point (TP)	Corner A1
A70	NCTFVSS	Test Point (TP)	
A67	NCTFVSS	Test Point (TP)	
B71	NCTFVSS	Test Point (TP)	
E71	NCTFVSS	Test Point (TP)	Corner A71



astrom Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VSS)

Size A3

Document Number


Vegas SKL/KBL-U

Rev **A00**


Date: Thursday, June 16, 2016

Sheet 23 of 105


Main Func = KBC







Layout Note:
Need very close to EC






PCB VERSION A/D/PIN#	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
M40 (SA)	100.0K	10.0K	3.0V
X01 (SB)	100.0K	20.0K	2.75V
X02 (SC)	100.0K	33.0K	2.48V
X03(SD)	100.0K	47.0K	2.24V
A00 (1)	100.0K	64.9K	2.0V
Reserved	100.0K	76.8	1.87V
Reserved	100.0K	100.0K	1.65V
Reserved	100.0K	143.0K	1.358V
Reserved	100.0K	174.0K	1.204V
Reserved	100.0K	215.0K	1.048V



MODEL_ID_DET(G:007)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
<u>Vagus SKT_UMA</u>	100.0k	10.0k/6.1/1.00k/5.6k/1.0k	1.6V
<u>Vagus NHI_UMA</u>	100.0k	2.2k/1.0k/5.6k/1.0k/1.0k	2.7-3.2V
<u>Vagus SKT_UMA</u>	100.0k	3.3k/4.6k/3.3k/2.2k/1.0k	1.4-2.2V
<u>Vagus NHI_UMA</u>	100.0k	49.2k/6.1k/4.92k/5.6k/1.0k	2.5-3.1V
<u>Vagus SKT_DIN</u>	100.0k	6.1k/5.6k/6.1k/5.6k/1.0k	1.6-2.0V
<u>Vagus K407_OHS</u>	100.0k	91.1k/6.1k/9.1k/12k/5.6k/1.0k	1.7-2.0V
<u>Vagus SKT_DIN</u>	100.0k	1.2k/6.1k/1.2k/3.3k/1.0k	1.6-2.0V
<u>Vagus K407_OHS</u>	100.0k	200k/6.1k/200.3k/3.3k/1.0k	1.6-2.2V




Layout Note: _____
Need very close to EC




Layout Note:
Connect GND and AGND planes via either
OR resistor or connect directly.




Layout Note:
d very close to EC




Power Switch Logic(PSL)



EC_GPIO47 High Active





203



PTP_D254
K PTP A
R03751V-40H-GP
83.R2004.G8F

Main Func = RTC



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Flash/RTC

Size
A4

Document Number


Vegas SKL/KBL-U

Rev
AC

Date: Monday, June 27, 2016

Sheet 25 of 105

Audio Codec Chip ALC3246



Core Design

5

4

3

2

1

D

D

C

C

(Blanking)


B

B

A

A

<Core Design>


			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
(Reserved)					
Size	Document Number				Rev
A4	Vegas SKL/KBL-U				A00
Date: Thursday, June 16, 2016			Sheet 28 of 105		

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Vegas SKL/KBL-U		Rev A00
Date: Thursday, June 16, 2016		Sheet 30 of	105

Main Func = Card Reader



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Card Reader-RTS5170

Size
A4

Document Number

Vegas SKL/KBL-U


Rev
A00

Date: Monday, June 27, 2016


Sheet 33 of 105

(Blanking)

<Core Design>


			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)					
Size A4	Document Number Vegas SKL/KBL-U				Rev A00
Date: Thursday, June 16, 2016			Sheet 34 of 105		

Main Func = USB3.0 Port1




USB3.0 Port1

Layout Note: Close USB1




Main Func = USB2.0 Port3




USB2.0 Port3 (IO Board)

Layout Note: Close CON1




<Core Design>


Main Func = USB3.0 Port1



Main Func = USB3.0 Port2




USB port 3 (USB2.0 only) CMC



USB ESD Diode


Stuff for ESD R2 spec



<Core Design>


(Blanking)

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Vegas SKL/KBL-U		Rev A00
Date: Thursday, June 16, 2016		Sheet 38 of	105

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Vegas SKL/KBL-U		Rev A00
Date: Thursday, June 16, 2016		Sheet 39 of	105

Main Func = Power & Sequence



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Connected_Standby(1/2)+DS3

Size
A4

Document Number

Vegas SKL/KBL-U


Rev
A00

Date: Thursday, June 16, 2016


Sheet 41 of 105

(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title Connected_Standby(2/2)		
Size A4	Document Number Vegas SKL/KBL-U	Rev A00
Date: Thursday, June 16, 2016		Sheet 42 of 105


Main Func = Charger



Battery PROCHOT# Circuit



CPU PROCHOT# Circuit




◀Core Design▶




<div style="text-align: center;">Charger</div>		
Size A2	Document Number Vegas SKL/KBL-U	Rev A0
Date: Monday, June 27, 2016 Sheet 44 of 105		


```
Main Func = CPU_CORE
```




<Core Design>






(Blanking)

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
NCP81210MN_CPU_VCCGTUS					
Size		Document Number			Rev
A4		Vegas SKL/KBL-U			A00
Date: Thursday, June 16, 2016			Sheet 49 of 105		


Main Func = CPU_CORE



<Core Design>


DELL Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title NCP81253MN_CPU_VCCSA		
Size A3	Document Number Vegas SKL/KBL-U	Rev A00
Date: Monday, June 27, 2016	Sheet 50 of 105	

SSID = PWR.Plane.Regulator_1p2v& 2D5V




State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

APL5930 for VPP_2D5V



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4


Document Number
Vegas SKL/KBL-U

Rev
A00

Date: Thursday, June 16, 2016

Sheet 52 of 105

DCR=5~5.5mohm
IDC=15.5A, Isat=25A




DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Size A3	Document Number Vegas SKL/KBL-U	Rev A00
Date: Monday, June 27, 2016	Sheet 53	of 105

Main Func = 1D8V

APL5930 for 1D8V_S5



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LDO-V1D5V&V1D8V

Size

A4

Document Number

Vegas SKL/KBL-U

Rev

A00

Date:

Monday, June 27, 2016






Sheet

54


of

105


Main Func = HDMI



69.50007.691:
OBS REASON: Please transfer to down size item 69.48001.081 for cost reduction and good cost down trend



EMI Request:



<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **HDMI**

Size A3	Document Number Vegas SKL/KBL-U	Rev A00
Date: Monday, June 27, 2016	Sheet 57 of 105	

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

A3

Document Number

Vegas SKL/KBL-U

Rev


A00

Date: Thursday, June 16, 2016

Sheet 58 of 105

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

A3

Document Number

Vegas SKL/KBL-U

Rev


A00

Date: Thursday, June 16, 2016


Sheet 59 of 105

Main Func = WLAN

Reserved for NGFF Debug Card




Support: Intel Dual Band Wireless-AC 3160




(Blanking)

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number Vegas SKL/KBL-U		Rev A00
Date: Thursday, June 16, 2016		Sheet 62 of	105

(Blanking)

<Core Design>


			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)					
Size A4	Document Number Vegas SKL/KBL-U				Rev A00
Date: Thursday, June 16, 2016			Sheet 63 of 105		

Main Func = Power BTN




Power button

For EMI Reserved




Main Func = Battery LED



Main Func = HDD LED

SATA HDD LED
LOW activated from PCH GPIO






<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
LED Board&Power Button		
Size	Document Number	Rev
A3	Vegas SKL/KBL-U	A00
Date:	Monday, June 27, 2016	Sheet 64 of 105

Main Func = TPAD



Pin number	Pin name
1	VDD
2	DAT(I2C)
3	CLK(I2C)
4	GND
5	ATTN
6	GPIO
7	DAT(PS2)
8	CLK(PS2)




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Key Board&Touch Pad			
Size	Document Number	Rev	
Custom	Vegas SKL/KBL-U	AC	
Date:	Monday, June 27, 2018	Sheet	65 of 106


I/O Board Connector

Cardreader
USB3(USB2.0)


Universal Jack



Pitch: 1mm
Power: 6 pins
GND: 7 pins
AGND: 2 Pins




Main Func = Debug



20.D0075.110: Dummy Pad with solder mask is ZZ.00PAD.Y41
DB1 Optional: New one smaller LPC connector is 20.F1180.010.

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Dubug connector

Size A4	Document Number Vegas SKL/KBL-U	Rev A00
Date: Monday, June 27, 2016		Sheet 68 of 105


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Vegas SKL/KBL-U		A00
Date: Thursday, June 16, 2016		Sheet 69 of	105

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Vegas SKL/KBL-U		Rev A00
Date: Thursday, June 16, 2016		Sheet 70 of	105

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
RESERVED		
Size A4	Document Number Vegas SKL/KBL-U	Rev A00
Date: Thursday, June 16, 2016		Sheet 71 of 105

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
USB3.0 PORT		
Size	Document Number	Rev
A4	Vegas SKL/KBL-U	A00
Date:	Thursday, June 16, 2016	Sheet 72 of 105

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4


Document Number
Vegas SKL/KBL-U

Rev
A00

Date: Thursday, June 16, 2016Sheet 73 of 105

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	Vegas SKL/KBL-U	A00

Date: Thursday, June 16, 2016	Sheet 74 of 105
-------------------------------	-----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Vegas SKL/KBL-U	A00

Date:	Thursday, June 16, 2016	Sheet	75	of	105
-------	-------------------------	-------	----	----	-----

Main Func = dGPU

Table 3-5 PCI Express® Bus Interface

Pin Name	I/O	Description
PERSTb	I	Fundamental reset. 3.3-V tolerant pad. This signal must be asserted during any fundamental reset event, such as power up, warm boot, reset button pressed, CTL-ALT-DEL, Windows restart, or wake from D3.
PCIE_REFCLKP/N	I	PCI Express PLL differential reference clock (+/-). 100-MHz (± 300 ppm) input frequency; 0-V to 0.7-V single-ended swing.
PCIE_TX[7:0]P/N	O	PCI Express transmitter output data channel TX[7:0] (+/-). Differential serial data transmitted up to a 8.0-GT/s bit rate.
PCIE_RX[7:0]P/N	I	PCI Express receiver input data channel RX[7:0] (+/-). Differential serial data received up to a 8.0-GT/s bit rate.
PCIE_CALR_RX	I	Connect to PCIE_VDDC through a 1-kΩ (1% tolerance) resistor.
PCIE_CALR_TX	I	Connect to PCIE_VDDC through a 1.69-kΩ (1% tolerance) resistor.
CLKREQB	O	Reserved, do not connect on the PCB.

GFX & GPP, 85Ω
GFX & GPP CLK, 85Ω
GPU1A

1 OF 7

16 PEG_TX_GPU_P0
16 PEG_TX_GPU_N0

16 PEG_TX_GPU_P1
16 PEG_TX_GPU_N1

16 PEG_TX_GPU_P2
16 PEG_TX_GPU_N2

16 PEG_TX_GPU_P3
16 PEG_TX_GPU_N3

>>>
>>>
>>>
>>>

AF30
AC31

AE29
AD28

AD30
AC31

AC29
AB28

PCIE_RX0P
PCIE_RX0N

PCIE_RX1P
PCIE_RX1N

PCIE_RX2P
PCIE_RX2N

PCIE_RX3P
PCIE_RX3N

AB30
AA31

PCIE_RX4P
PCIE_RX4N

AA29
Y28

PCIE_RX5P
PCIE_RX5N

Y30
W31

PCIE_RX6P
PCIE_RX6N

W29
V28

PCIE_RX7P
PCIE_RX7N

Y30
U31

NC#V30
NC#U31

U29
T28

NC#U29
NC#T28

T30
R31

NC#T30
NC#R31

R29
P28

NC#R29
NC#P28

P30
N31

NC#P30
NC#N31

N29
M28

NC#N29
NC#M28

M30
L31

NC#M30
NC#L31

L29
K30

NC#L29
NC#K30

PCIE_TX0P
PCIE_TX0N

PCIE_TX1P
PCIE_TX1N

PCIE_TX2P
PCIE_TX2N

PCIE_TX3P
PCIE_TX3N

PCIE_TX4P
PCIE_TX4N

PCIE_TX5P
PCIE_TX5N

PCIE_TX6P
PCIE_TX6N

PCIE_TX7P
PCIE_TX7N

NC#W24
NC#W23

NC#V27
NC#U26

NC#U24
NC#U23

NC#T26
NC#T27

NC#T24
NC#T23

NC#P27
NC#P26

NC#P24
NC#P23

NC#M27
NC#N26

CLOCK
PCIE_REFCLKP
PCIE_REFCLKN

TEST_PG
PERST#

JET-XT-S3-GP

OP5

CALIBRATION
PCIE_CALR_TX
PCIE_CALR_RX

Y22
AA22

PCIE_CALR_TX
PCIE_CALR_RX

1K692R2F-2-GP
1K2F-3-GP

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618


OP5
R7622
R7618

OP5
R7622
R7618

OP5
R7622
R7618

OP5

GPU1E 5 OF 7




Main Func = dGPU


Please MVREF drivers and Caps close to ASIC

DDR3/GDDR3 Memory Stuff Option(R16)



	GDDR5	GDDR3	DDR3
MVDDQ	1.5V	1D35V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R



Place all these componets very close to GPU (within 25mm) and keep all components close to each other
This basic topology should be used for DRAM_RST for DDR3/GDDR3



Jet Setting
R7809 120R2F-GP MEM_CALRP0
J25 MEM_CALRP0
NCH#J25 MEM_CALRP0



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	078_GPU (3/5) VRAM I/F		
Size	Project Name	Vegas SKL/KBL-U	Rev
Date	Monday, June 27, 2016	Sheet 78	of 105




1	2
---	---


[illegible]

```
Main Func = dGPU
```


AMD schematic Review need
10uF x 1, 2.2uFx5, 0.1uF x1, 0.01uF x1




Main Func = Vram (DDR3L)




Main Func = Vram (DDR3L)



Place close VRAM3VDDQ ball




Place close VRAM4VDDQ ball




R7905 R7910


Single Rank, 40.2 Ohm
Dual Rank, 80.6 Ohm




Frame Buffer Patition A-Lower Half



Place close VRAM2VDDQ ball



Place close VRAM1 VDD ball



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

	Title
--	-------

GPU-VRAM_{3,4} (2/4)

Size

	Document No.
--	--------------


Number	Rev
--------	-----

A3	V
Date:	Monday, June 27, 2016

KL/KBL-U	A0
Sheet 82 of	105

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU-VRAM5,6 (3/4)

Size
A3

Document Number
Vegas SKL/KBL-U


Rev
A00

Date: Thursday, June 16, 2016

Sheet 83 of 105

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU-VRAM7,8 (4/4)

Size

A3

Document Number

Vegas SKL/KBL-U


Rev

A00


Date: Thursday, June 16, 2016

Sheet 84 of 105

Main Func = dGPU power



3D3V_S0 to 3D3V_VGA_S0 Transfer




GPU PWR Sequencing

3D3V_VGA_S0
=> 0D95V_VGA_S0/1D8V_VGA_S0
=> 1D5V_VGA_S0
=> VGA_CORE



All the ASIC supplies must reach their respective nominal voltages within **20ms** of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50mV/us.


It is recommended that the 3.3V rail ramp up first.

It is recommended that the 0.95V rail reach at least 90% of its normal value no later than 2ms from the start of VDDC ramping up.



SYW232 for 0.95V_S5






(Blanking)

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number Vegas SKL/KBL-U		Rev A00
Date:	Thursday, June 16, 2016		Sheet 87 of 105

(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Vegas SKL/KBL-U		A00
Date:	Thursday, June 16, 2016		Sheet 88 of 105

Main Func = UnusedParts



Main Func = EMI & RF Capacitors




(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Vegas SKL/KBL-U		A00
Date:	Thursday, June 16, 2016		Sheet 90 of 105

SSID = TPM



1.6.2 LPC Host Interface




Figure 1-6. Host-LPC Interface Connection

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Issue	Page
1. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	1-15
2. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	16-30
3. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	31-45
4. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	46-60
5. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	61-75
6. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	76-90
7. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	91-105
8. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	106-120
9. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	121-135
10. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	136-150

TPMSize
A4

Document Number

Vegas SKL/KBL-U



Rev	A00
-----	------------

Date: Monday, June 27, 2016

Sheet 91

105


SSID = Finger Print



Note :
Module:
1.Sensor Type;Semiconductor
2.Interface:USB 1.0 and 2.0 Full Speed


FingerPrint Pin Assignments.

Pin 1 = 3.3VIn
Pin 2 = (ND)
Pin 3 = D-
Pin 4 = D+
Pin 5 = Reset_N
Pin 6 = GND



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number
Vegas SKL/KBL-U


Date: Thursday, June 16, 2016

Rev
A00

Sheet 93 of 105

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number
Vegas SKL/KBL-U


Rev
A00

Date: Thursday, June 16, 2016

Sheet 94 of 105

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number
Vegas SKL/KBL-U


Date: Thursday, June 16, 2016

Rev
A00

Sheet 95 of 105


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Vegas SKL/KBL-U		Rev A00
Date:	Thursday, June 16, 2016		Sheet 96 of 105


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LVDS_Switch			
Size	Document Number		Rev
A4	Vegas SKL/KBL-U		A00
Date:	Thursday, June 16, 2016		Sheet 97 of 105

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Switch

Size

A3

Document Number

Vegas SKL/KBL-U


Rev

A00

Date: Thursday, June 16, 2016

Sheet 98 of 105

PCH_JTAG_TMS test point
XDP_TMS test point
PCH_JTAG_TDI test point
XDP_TDI test point
XDP_TCLK test point
XDP_TCK_JTAGX test point
XDP_TDO_CPU test point
PCH_JTAG_TDO test point



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU XDP;PCH XDP

Size

Document Number

Rev


Vegas SKL/KBL-U

A00

Date: Thursday, June 16, 2016


Sheet 99 of 105

CLK Block Diagram




[illegible][illegible][illegible]

SKL-U/Y Timing Diagram for G3 to S0/M0 [Non Deep Sx Platform]



For DDR4 power sequence



AMD GPU Power sequence


303V_VGA0
=> 0D95V_VGA_S0/1DSV_VGA_S0
=> 1DSV_VGA_S0
=> VGA_CORE

20ms


All the AGIC supplies must reach their respective nominal voltages within of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50mV/us. It is recommended that the 3.3V rail ramp up first. It is recommended that the 0.95V rail reach at least 90% of its normal value no later than 2ms from the start of VDDC ramping up.




KBL-U/Y Timing Diagram for G3 to S0/M0 [Non Deep Sx Platform]




Tulip Skylake POWER UP SEQUENCE DIAGRAM (NON Deep Sx Platform)






KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram

